Oxide Aperture Heterojunction Bipolar Transistors

James G. Champlain

Ph.D. Defense University of California, Santa Barbara

February 22, 2002



Advisor Umesh Mishra

Committee Art Gossard, Evelyn Hu, and Jim Speck

Mishra Group (old and new)

Ale, Ariel, Can, Dan, Dario, DJ, Gia, Haijiang, Huili, Ilan, Jae, Jason, Jeff, Lee, Likun, Mary, Naiqain, Nguyen, Peter, Prashant, Primit, Rama, Rob C., Rob U., Sten, Tim, Yifeng, and Yingda Yee Kwang for all the discussions on HBTs and his excellent simulations

York Group

Amit, Angelos, Baki, Bruce, Chris, Hongtao, Jim, Joe, Justine, Nadia, Nick, Paolo, Pengcheng, Pete, Troy, and Vicki

MBE



System B Eric, Prashant, Richard, Sheila, Borys, Can, Dave, and Max

Friends

Todd, Dave, and John

Nick, Omer, Cathy, Fay, Rex, Fereshteh, Neil, Heather, and Stefanie



Overview

Introduction

Transistor Design and Growth

- Growth as related to bipolar transistors
- Growth of $GaAs_{0.49}Sb_{0.51}$, $AIAs_{0.56}Sb_{0.44}$, and $AI_xGa_{1-x}As_ySb_{1-y}$
- n-type doping of arsenide-antimonides

Oxide Aperture Diodes

- Current density: area versus perimeter
- Aperture placement
- Diode Selection Rules

Oxide Aperture HBTs

- Generation Ø
- Generation I
- Generation II
- RF results

Conclusions and Future Work



The ever-growing demand in communication and radar technology for increased bit-rates and frequency resolution requires systems capable of providing increased bandwidth and clock rates

Given that these **systems** are built from **circuits**, which in turn are built from basic **devices** and passive elements...



Requires **increased bandwidth** from the **devices**, which are the building block of the system

As complexity increases, the max operating frequency decreases

A given system frequency, a **higher device operating frequency** is required





f_{τ} and f_{\max}

PhD Defense

f_{τ} The current-gain cutoff frequency

Defined as the frequency at which the short-circuit current (h_{21}) gain goes to unity

$$f_{\tau} = \frac{1}{2\pi} \left[\frac{\eta kT}{qI_{c}} (C_{BE} + C_{BC}) + \tau_{B} + \tau_{C} + (R_{E} + R_{C})C_{BC} \right]$$



f_{max} The maximum frequency of oscillation

Defined as the frequency at which the unilateral power gain (U) goes to unity

 $f_{max} = \sqrt{\frac{J_{\tau}}{8\pi R C}}$



PhD Defense

$$f_{max} = \sqrt{\frac{f_{\tau}}{8\pi R_B C_{BC}}}$$

In order to increase f_{max} , R_B and/or C_{BC} must be reduced

Techniques such as **increased base doping** and **lateral scaling** can reduce R_B ; but an **extrinsic portion** of C_{BC} still remains, limiting the device's frequency performance



Various techniques have addressed the reduction of C_{BC}

selective regrowth techniques, sidewall contacted bases, undercut collectors, implanted emitters, and the transferred substrate technology

Oxide Aperture HBT





Overview

Introduction

Transistor Design and Growth

- Growth as related to bipolar transistors
- Growth of $GaAs_{0.49}Sb_{0.51}$, $AIAs_{0.56}Sb_{0.44}$, and $AI_xGa_{1-x}As_ySb_{1-y}$
- n-type doping of arsenide-antimonides

Oxide Aperture Diodes

- Current density: area versus perimeter
- Aperture placement
- Diode Selection Rules

Oxide Aperture HBTs

- Generation Ø
- Generation I
- Generation II
- RF results

Conclusions and Future Work



The majority of high-speed HBTs produced today have been InP emitter-up transistors



AllnAs does not readily oxidize and cannot be easily used to form an oxide aperture $R_{ox,AllnAs}$ = 2.4 µm/hr @ 520 °C







Oxide Aperture HBT



 $R_{ox,AlAsSb} = 5 \,\mu\text{m/hr} @ 350 \,^{\circ}\text{C}$



Two methods to grow GaAsSb/AlAsSb





Growth of Al_xGa_{1-x}As_ySb_{1-y}

A fully digital growth (III-As/III-Sb) is undesirable due to the wear & tear-

A fully analog growth is practically impossible, requiring cals for each composition

Therefore, a digital alloy of the analog alloys GaAsSb/AlAsSb is used to form the grades between GaAsSb and AlAsSb



Silicon is the most widely used n-type dopant in III-V semiconductors

As a result of being a **group IV** element, it is also **amphoteric** by nature



For **most III-V semiconductors**, Si resides on the group III site as a **donor** Conversely, in **Sb-based semiconductors** Si incorporates as an **acceptor**

Therefore, a **group VI** element, **tellurium**, is used as an **n-type dopant** for Sb-based compounds

One drawback encountered with doping of the Sb-based semiconductors is the **poor mobility of electrons**, especially at higher doping levels





Overview

Introduction

Transistor Design and Growth

- Growth as related to bipolar transistors
- Growth of GaAs_{0.49}Sb_{0.51}, AIAs_{0.56}Sb_{0.44}, and Al_xGa_{1-x}As_ySb_{1-y}
- n-type doping of arsenide-antimonides

Oxide Aperture Diodes

- Current density: area versus perimeter
- Aperture placement
- Diode Selection Rules

Oxide Aperture HBTs

- Generation Ø
- Generation I
- Generation II
- RF results

Conclusions and Future Work



For every transistor, there are two diodes...

All bipolar transistors are constructed from **2** *pn* **diodes**

Under forward-active operation, the **base-emitter** junction acts as a **source** of carriers and the **base-collector** junction acts as a **sink**



Therefore, much of the transistor's current and current-related characteristics can be related back to the **base-emitter junction**

Oxides formed from the wet oxidation of Al-based semiconductors have been shown to have fairly **high interface recombination velocities**



Oxide aperture diodes were fabricated to understand the potential effect of the oxide aperture on the current-voltage characteristics of the BE junction of the HBT

Band Diagram

Layer Structure



Three thickness of BE grade were examined: 100 Å, 500 Å, 1000 Å



In addition to the ideality factor (η), the **geometric dependence** of the current provides information on the nature of current conduction within a *pn* junction

In actual diodes, the **total current** can be written as a sum of an **area dependent** and **perimeter dependent** current

$$I_{measured} = J \cdot A_j + K \cdot P_j$$

$$J_{measured} = \frac{I_{measured}}{A_j} = J + K \cdot \frac{P_j}{A_j}$$

For a given bias with P_j / A_j as the independent variable, *J* corresponds to the **y-intercept** and *K* to the **slope** of the equation





Oxide Aperture Diodes: Results

PhD Defense







Simulations performed using **ATLAS simulation software** generally agree with the experimental results



Simulations performed **without** interface recombination



"The Three Bears"



- (1) The oxide aperture must effectively channel carriers injected from the emitter into the base
- (2) The current-voltage characteristic should scale with aperture area
- (3) The ideality factor (η) should be as close to ideal ($\eta \rightarrow 1$) as possible "The Three Bears": one's too short, one's too long, and one's just right



Overview

Introduction

Transistor Design and Growth

- Growth as related to bipolar transistors
- Growth of GaAs_{0.49}Sb_{0.51}, AIAs_{0.56}Sb_{0.44}, and Al_xGa_{1-x}As_ySb_{1-y}
- n-type doping of arsenide-antimonides

Oxide Aperture Diodes

- Current density: area versus perimeter
- Aperture placement
- Diode Selection Rules

Oxide Aperture HBTs

- Generation Ø
- Generation I
- Generation II
- RF results

Conclusions and Future Work



Three generations of oxide aperture HBTs were fabricated:

- **Generation Ø:** The first generation of oxide aperture HBTs, fabricated **before** the oxide aperture diode study
- **Generation I:** The first generation of HBTs to show true transistor action, fabricated **after** the oxide aperture diode study
- Generation II: The first generation of oxide aperture HBTs to produce high-frequency results





Oxide Aperture HBT: Fabrication

PhD Defense



Deposit interconnects 9





cell



HBT



close-up of HBT





Oxide HBTs: Generation Ø

PhD Defense





Oxide HBTs: Generation I

PhD Defense





 V_{offset} and V_{knee}







$$\boldsymbol{V_{knee}} \simeq \frac{\eta_{be}kT}{q} \ln\left[\frac{I_E - \alpha_R I_C}{I_{be,sat} \left(1 - \alpha_F \alpha_R\right)}\right] - \frac{\eta_{bc}kT}{q} \ln\left[\frac{\alpha_F I_E - I_C}{I_{bc,sat} \left(1 - \alpha_F \alpha_R\right)}\right] + I_E \boldsymbol{R_E} + I_C R_C$$



Generation I: Emitter Resistance

PhD Defense

The **emitter resistance** (R_E) of a bipolar transistor can be measured by **floating-collector measurements**

UCSB





At a current level of ~4 mA with $R_E \approx 85 \Omega \rightarrow V_{knee} \geq 0.34 V$



PhD Defense

What have we learned so far...

Generation Ø and oxide diodes

Oxide aperture placement is critical

"The Three Bears": can't be too close, can't be too far, has to be just right

Generation

Resistance in the emitter due to the **low electron mobility** in AlAs_{0.56}Sb_{0.44} is a problem (high V_{knee})

Generation II

- Oxide aperture is located 500 Å from the *pn* junction (same as Gen I)
- Increased doping in the emitter and base
- Increased collector width to 3000 Å





Generation II: Gummel and CE

PhD Defense





PhD Defense

Floating-collector measurements





Emitter resistance (R_E) has **reduced** as a direct result of increased doping

- R_E increases linearly with 1 / A_E
 - Suggests internal resistance $(R_{E,int})$ dominates of lateral access resistance $(R_{E,acc})$



Generation II: Gain Variation





Simulations

UCSB



UCSB

Generation II: Output Conductance

PhD Defense



The **output conductance** (g_o) of the oxide aperture HBT is much **higher than expected**

The common-emitter breakdown voltage (V_{bkd}) is lower than expected

Impact Ionization





PhD Defense

In **conventional HBTs**, the active **collector area** is **larger** than the active **emitter area**

UCSB



In oxide aperture HBTs, the active collector area and emitter area are roughly the same size





PhD Defense

 A_C = 4 x 10 µm² and A_E = 3.5 x 10 µm² for all HBTs I_B = 0 ~ 0.5 mA at 50 µA steps





RF Measurements

Scattering parameter (*S*-parameter) measurements were performed on the Generation II HBTs in order to evaluate the transistor's **frequency performance**

From *S*-parameters, characteristics like the **short-circuit current gain** (h_{21}) and **unilateral power gain** (U) can be extracted



Subsequently, the current-gain cutoff frequency (f_{τ}) and maximum frequency of oscillation (f_{max}) can be determined





Measured f_{τ} and f_{max}



Calculated f_{τ} and f_{max}

Calculations using the measured R_E , R_B , and assuming a fully depleted collector suggest: $f_{\tau} \approx 25 \text{ GHz}$ $f_{max} \approx 35 \text{ GHz}$

 f_{τ} and f_{max} were calculated using the **classical** hybrid- π model for a bipolar transistor

$$f_{\tau} = \frac{1}{2\pi} \left[\frac{\eta V_T}{I_C} (C_{BE} + C_{BC}) + \tau_B + \tau_C + (R_E + R_C) C_{BC} \right]^{-1} \qquad f_{max} = \sqrt{\frac{f_{\tau}}{8\pi R_B C_{BC}}}$$

Parasitic Base-Emitter Capacitance

PhD Defense

Re-examining the of the oxide aperture HBT structure suggests the presence of a **parasitic capacitance** in the base-emitter resulting from the **collector-up design**



Modified model

By using MoTC, the **parasitic capacitance** leads to an **additional delay time** within f_{τ}







PhD Defense

In a transistor where $A_C \approx A_E$, f_τ should be essentially **independent of emitter size**

$$f_{\tau} = \frac{1}{2\pi} \left[\frac{\eta V_T}{J_C} (c_{BE} + c_{BC}) + \tau_B + \tau_C + (r_E + r_C) c_{BC} \right]^{-1}$$



By applying the above equation, $f_{\tau,std} = 1/2\pi \tau_{\tau,std} \approx 26.3$ GHz and $C_x \approx 345$ fF



- Circuit designers require device models in order to design accurately and model circuits
- Device models are useful to device engineers because they can lend insight into the operation of the device, in addition to verifying proposed phenomenon

Model Extraction

Proper high-frequency model extraction requires:

- (1) A well-behaved, stable device
- (2) Y-parameters that accurately represent the device

Y-parameters that accurately represent the transistor require prior knowledge of the model





Device Model





Modified Device Model





Removal of the parasitic capacitance radically affects the *S*-parameters, resulting in a marked increase in f_{τ} with a minimal perturbation in f_{max}





Overview

Introduction

Transistor Design and Growth

- Growth as related to bipolar transistors
- Growth of GaAs_{0.49}Sb_{0.51}, AIAs_{0.56}Sb_{0.44}, and Al_xGa_{1-x}As_ySb_{1-y}
- n-type doping of arsenide-antimonides

Oxide Aperture Diodes

- Current density: area versus perimeter
- Aperture placement
- Diode Selection Rules

Oxide Aperture HBTs

- Generation Ø
- Generation I
- Generation II
- RF results

Conclusions and Future Work



The validity and application of the oxide aperture HBT design for high maximum frequency of oscillation (f_{max}) was examined

The work culminated with the fabrication of an oxide aperture HBT with an f_{τ} on the order of 8 ~ 10 GHz and f_{max} of 12 ~ 17 GHz, with the maximum measured f_{max} being **17.76 GHz**

- **Two critical aspects** concerning the design and fabrication of the oxide aperture HBT became apparent:
 - (1) The impact of the oxide aperture on the DC operation of the BE junction and thereby the HBT "The Three Bears"
 - (2) The effect of the parasitic BE capacitance on the high-frequency performance of the HBT

$$f_{\tau,x} = \frac{1}{2\pi} \left[\tau_{\tau,std} + \left(\frac{\eta V_T}{I_C} + \frac{R_B}{\beta_o} + R_E \right) C_x \right]^{-1}$$



The research presented here represents a foundation

Suggested areas of research:

sub-micron scaling

for reduced base-collector capacitance and increased f_{max}

bandgap graded base layers

for reduced base transit times and increased f_{τ}

Specific areas that **must** be examined in future research:

(1) collector design

for reduced output conductance and increased common-emitter breakdown

(2) base-emitter junction optimization

for reduced emitter resistance and improved performance

(3) self-limiting oxidation

for sub-micron scaling and reduced parasitic base-emitter capacitance



collector design

The high output conductance in the devices in this work were attributed to **impact ionization** in the **InGaAs collector**

A simple solution is to use an InP collector

Experiments by other groups have shown devices fabricated with this BC combination have increased output resistances and breakdown voltages

base-emitter junction design

The BE junction in this work is not the optimum design

High R_E due to **low mobility AlAsSb** in the emitter Alternatives:

InP-based emitter

Alternative oxide source material: AlInAs







self-limiting oxidation

The only means to control oxidation depth currently is **time and temperature**

As a result, the oxide depth is **equidistant** from the outside edge of the oxidation mesa

This required the base mesa to be **similar to and centered on** the collector mesa





Possible Solutions

Stress/Strain Engineering:

By inducing strain selectively under the collector, it may be possible to alter the oxidation conditions

Selective Disordering:

By generating disorder only outside of the collector, it may be possible to increase the oxidation outside of the collector